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VOLTAGE SURGE AND OVERVOLTAGE 
PROTECTION WITH CURRENT SURGE 
PROTECTION 
CROSS REFERENCE TO RELATED CASES 
This application is a continuation of U.S. patent applica-
tion Ser. No. 12/062,953, filed Apr. 4, 2008, entitled "VOLT-
AGE SURGE AND OVERVOLTAGE PROTECTION," by 
Deepakraj M. Divan, now U.S. Pat. No. 7,957,117, which 
claims the benefit pursuant to 35 U.S.C. 119( e) of and priority 
to U.S. Provisional Patent Application No. 60/910,355 
entitled "PREVENTING DAMAGE TO TRANSIENT 
VOLTAGE SURGE SUPPRESSORS DUE TO OVER 
VOLTAGES" filed on Apr. 5, 2007, the disclosures of which 
are incorporated herein by reference in their entireties. 
This application is also related to the following U.S. patent 
applications, each of which is a continuation of U.S. patent 
application Ser. No. 12/062,953, filedApr. 4, 2008, now U.S. 
Pat. No. 7,957,117: 
U.S. patent application Ser. No. 13/098, 105, entitled "Volt-
age Surge and Overvoltage Protection with RC Snubber Cur-
rent Limiter", filed on Apr. 29, 2011, now U.S. Pat. No. 
8,325,455; 
U.S. patent application Ser. No. 13/098, 169, entitled "Volt-
age Surge and Overvoltage Protection with Sequenced Com-
ponent Switching", filed on Apr. 29, 2011, now U.S. Pat. No. 
8,335,067; and 
U.S. patent application Ser. No. 13/098,226, entitled "Volt-
age Surge and Overvoltage Protection Using Prestored Volt-
age-Time Profiles", filed on Apr. 29, 2011, now U.S. Pat. No. 
8,335,068. 
BACKGROUND 
Voltage surges created by lightning strikes and longer dura-
tion over-voltages experienced on a power distribution grid 
can result in significant damage to electronic equipment. 
Where a sustained overvoltage is severe, fires have been 
started resulting in significant loss of property. Existing surge 
protection devices, such as Transient Voltage Surge Suppres-
sors (TVSS), are typically designed to handle short duration 
transients of 8-20 microseconds associated with lightning 
strikes. As a result, TVSS devices typically provide no pro-
tection against longer duration over-voltage disturbances, 
and can often be the cause of the fires and damage to equip-
ment that have been reported. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the present disclosure can be better under-
stood with reference to the following drawings. The compo-
nents in the drawings are not necessarily to scale, emphasis 
instead being placed upon clearly illustrating the principles of 
the disclosure. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
FIG. 1 is a schematic of one example of a voltage surge 
suppressor according to various embodiments of the present 
disclosure; 
FIG. 2 is a graph depicting examples of voltage-time 
curves employed in the operation of the voltage surge sup-
pressors of FIG. 1 according to various embodiments of the 
present disclosure; 
FIG. 3 is a state diagram that provides one example of the 
operation of the voltage surge suppressor of FIG. 1 according 
to various embodiments of the present disclosure; 
2 
FIG. 4 is a flow chart illustrating one example of a power up 
routine of the voltage surge suppressor of FIG. 1 according to 
various embodiments of the present disclosure; 
FIGS. SA and SB are flow charts illustrating one example 
of a response of the voltage surge suppressor of FIG. 1 to a 
voltage sag according to various embodiments of the present 
disclosure; 
FIG. 6 is a flow chart that illustrates one example of a 
response of the voltage surge suppressor of FIG. 1 to a mod-
lO erate overvoltage according to various embodiments of the 
present disclosure; 
FIG. 7 is a flow chart that illustrates an example of a 
response of the voltage surge suppressor ofFIG.1 to a severe 
15 overvoltage according to various embodiments of the present 
disclosure; 
FIG. 8 is a schematic of another example of a second 
transient voltage surge suppressor according to various 
embodiments of the present disclosure; 
20 FIG. 9 is a state diagram that provides one example of the 
operation of the transient voltage surge suppressor of FIG. 8 
according to various embodiments of the present disclosure; 
FIG. 10 is a flow chart illustrating one example of a power 
up routine of the transient voltage surge suppressor of FIG. 8 
25 according to various embodiments of the present disclosure; 
FIG. 11 is a flow chart that illustrates one example of a 
response of the transient voltage surge suppressor of FIG. 8 to 
an overvoltage or voltage sag according to various embodi-
ments of the present disclosure; 
3° FIG. 12 is a flow chart that illustrates one example of a 
routine that restores the transient voltage surge suppressor of 
FIG. 8 to a nominal state after an overvoltage or voltage sag in 
the power voltage has ended according to various embodi-
35 ments of the present disclosure; 
FIG. 13 is a schematic block diagram of a processor circuit 
employed in the voltage surge suppressors of FIG. 1 or 8 
according to various embodiments of the present disclosure; 
FIG. 14 depicts one example of a plot of a line voltage with 
40 respect to time that illustrates the timing relating to the inser-
tion and removal of a current limiting impedance in associa-
tion with the voltage sag according to an embodiment of the 
present disclosure; 
FIG. lS is a schematic of one example of a current limiting 
45 circuit that operates to time the removal of a current limiting 
impedance as illustrated, for example, in FIG. 14 according to 
an embodiment of the present disclosure; 
FIG. 16 is a schematic of another example of a current 
limiting circuit that operates to time the removal of a current 
50 limiting impedance as illustrated, for example, in FIG. 14 
according to an embodiment of the present disclosure; 
FIG. 17 is a schematic of yet another example of a current 
limiting circuit that operates to time the removal of a current 
limiting impedance as illustrated, for example, in FIG. 14 
55 according to an embodiment of the present disclosure; 
FIG.18 is a graph that plots one example of an inrush surge 
current with respect to a duration of a sag in a power voltage 
such as the voltage sag illustrated in the example depicted in 
FIG.14, where the inrush surge current depicted provides one 
60 example basis for determining where the current limiting 
impedance depicted with respect to FIG. lS, 16, or 17 should 
be removed according to an embodiment of the present dis-
closure; 
FIG. 19 is a schematic diagram of one example of a pro-
65 cessor circuit that executes gate drive logic as employed in the 
current limiting circuits of FIG. lS, 16, or 17 according to an 
embodiment of the present disclosure; and 
US 8,411,403 B2 
3 
FIG. 20 is a flow chart of one example of the gate drive 
logic executed in the processor of FIG. 18 according to an 
embodiment of the present disclosure. 
DETAILED DESCRIPTION 
4 
The second switch element R2 includes a first state and a 
second state. In the first state, the second switch element R2 
couples an impedance between the series inductance L and 
the electrical load 103. In this sense, the second switch ele-
ment R2 adds an impedance to the electrical load 103. In a 
second state, the second switch element R2 is open. The first 
and second switching elements Rl and R2 may comprise, for 
example, relays, solid state switches such as thyristors, or 
other types of switching circuit elements. 
Coupled to the second switching element R2 is an imped-
ance 126 that comprises, for example, a negative temperature 
coefficient resistor (thermistor) or other impedance. In addi-
tion, the voltage protector 100 includes a voltage clamping 
device 133 coupled between phase cjJ and ground G, and a 
With reference to FIG.1, shown is one example ofa voltage 
protector 100 according to various embodiments of the 
present disclosure. The voltage protector 100 includes an 
input terminal through which an input power voltage V is 10 
received. The power voltage V comprises a nominal voltage 
that is a standard value, specified for various purposes such as 
power distribution on a power grid, i.e. 120/240 single phase, 
480/277 Wye, 120/208 Wye or other specification. Nominal 
voltages may be generated at various frequencies such as 60 
Hz., 50 Hz., 400 Hz., or any other frequency. Thus, a nominal 
voltage may be an AC voltages specified, for example, in 
terms of peak to peak voltage, RMS voltage, and/or fre-
quency. Also, a nominal voltage may be a DC voltage speci-
fied in terms of a voltage magnitude. 
15 voltage clamping device 136 coupled between neutral N and 
ground G. The voltage clamping devices 109, 113, 133, and 
136 may comprise, for example, metal oxide varistors, zener 
diodes, gas tubes, or other voltage clamping circuit elements. 
Still further, the voltage protector 100 includes a processor 
20 circuit 143 that controls the operation of the first and second 
switching elements Rl and R2. The voltage protector 100 also 
includes a current surge detection interface circuit 146, a 
voltage detection interface circuit 149, and a power circuit 
153. The current surge detection interface circuit 146, the 
From time to time, the power voltage V may experience an 
overvoltage that may last many milliseconds or even longer. 
Such overvoltages may be caused by a variety of incidents, 
including faults in the power distribution system or the 
switching of capacitors into and out of the power distribution 
grid for purposes of voltage regulation. Also, in split 240 volt 
single phase systems, for example, the loss of the neutral 
conductor due to a fault, cut conductor, or other problem can 
result in overvoltages. Still further, the power voltage V may 30 
experience voltage sags from time to time, resulting in poten-
tially harmful inrush current into sensitive electronic equip-
ment at the end of the voltage sag event. 
25 voltage detection interface circuit 149, and the power circuit 
153 each receive an input voltage taken across the phase cjJ and 
neutral N conductors between the inductance L and the first 
The voltage protector 100 includes phase, neutral, and 
ground conductors that are used to route the power voltage V 35 
to an electrical load 103 that is coupled to the transient voltage 
surge suppressor 100. In this respect, the voltage protector 
100 may be embodied in a power strip, a load center, or other 
location. 
The voltage protector 100 includes a thermal fuse 106 that 40 
operates as a safety circuit interrupt as can be appreciated. 
The voltage protector 100 also includes first voltage clamping 
device 109 and a second voltage clamping device 113. As will 
be discussed further below, the voltage clamping level of the 
first voltage clamping device 109 is substantially higher than 45 
the voltage clamping level of the second voltage clamping 
device 113. The first voltage clamping device 109 is coupled 
from phase cjJ to neutral N at the power input of the voltage 
protector 100. The second voltage clamping device 113 is 
coupled from phase cjJ to neutral Nat the power output of the 50 
voltage protector 100 in parallel with the electrical load 103 
when coupled thereto. 
The voltage protector 100 further comprises a series induc-
tance L, a first switching element Rl and a second switching 
element R2. The series inductance Lis positioned in the phase 55 
conductor between the first and second clamping devices 109 
and 113. The first and second switching elements Rl and R2 
are coupled in parallel to each other as shown. The first 
switching element Rl includes a first state and a second state. 
In the first state, the first switching element Rl couples the 60 
series inductance L directly to the electrical load 103. In a 
second state, the first switching element Rl couples a shunt 
resistance Rs across the phase cjJ and neutral N conductors in 
parallel with the load 103. Where the electrical load 103 is 
inductive, the shunt resistance RS allows the inductive load to 65 
discharge and provides a pathway for leakage currents as can 
be appreciated. 
and second switches R2. 
The current surge detection interface circuit 146 detects 
whether a voltage sag exists that can result in a potentially 
damaging current surge. 
The voltage detection interface circuit 149 detects the 
power voltage V and provides an appropriate signal to the 
processor circuit 143. By knowing the voltage at any given 
moment, the processor circuit 143 can take such action as is 
deemed necessary to protect components of the voltage pro-
tector 100 and the electrical load 103 from voltage surge and 
voltage sag activity as will be described. The current surge 
detection interface circuit 146 and the voltage detection inter-
face circuit 149 are designed to provide a fast response to 
overvoltage and voltage sag conditions. The microprocessor 
is selected so as to provide for fast switching of the switching 
elements Rl and R2. 
The power circuit 153 generates DC power that is applied 
to the processor circuit 143 to power its operation as can be 
appreciated. 
Referring next to FIG. 2, shown is a voltage-time chart 163 
that depicts several voltage-time curves 166 that act as pre-
defined voltage-time thresholds that are used by the processor 
circuit 143 to control the operation of the first and second 
switching elements Rl and R2 (FIG. 1). The data associated 
with the voltage-time curves 166 is stored in a memory asso-
ciated with the processor circuit 143. 
Each curve 166 represents a magnitude-duration threshold 
for anovervoltage in the power voltage V (FIG.1) that is used 
to determine when the processor circuit 143 is to take action 
to prevent potential electrical damage to circuitry due to an 
overvoltage. This is to say, if a magnitude of an overvoltage 
lasts long enough, the amount of energy inherent in the over-
voltage may cause damage to circuitry as will be discussed. 
The voltage-time curves 166 act as magnitude-duration 
thresholds by which it may be determined that there is too 
much energy in an overvoltage to be handled by the first and 
second voltage clamping devices 109 and 113. 
In this respect, for example, assume that the power voltage 
V applied to the voltage protector 100 (FIG. 1) has a nominal 
value of 120 volts RMS at 60 Hz. According to one embodi-
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ment, any overvoltage experienced by the power voltage V 
that is less than 15% over the nominal 120 volt RMS value is 
a "safe" value such that the voltage protector 100 continues to 
supply the power voltage V to the load 103 through the series 
inductance L. However, if the power voltage V is equal to or 
greater than the 115% of the nominal voltage for a predefined 
period of time, for example, then the voltage protector 100 
may take action to protect the voltage clamping devices 109 
and 113, and the electrical load 103 from the overvoltage. In 
this respect, the voltage clamping devices 109 and 113 may 
conduct current due to the overvoltage, but may become 
overheated or may experience other damage causing a fire 
hazard if the overvoltage moves beyond the specified voltage-
time curves 166. 
During operation of the voltage protector 100, the first and 
second voltage clamping devices 109 and 113 operate to 
dissipate voltage transients and overvoltages to protect the 
electrical load 103. Specifically, when a high voltage transient 
such as caused by a lightning strike is experienced in the 
power voltage V, it first encounters the first voltage clamping 
device 109 that begins to conduct. The series inductance 
slows down the propagation of the voltage transient or over-
voltage to allow the first voltage clamping device 109 to 
clamp the voltage at its clamping level. The second voltage 
clamping device 113 then conducts any excess voltage to 
ground G that passes through the series inductance L. Accord-
ing to one embodiment, since the clamping level (i.e. 300 
volts) of the second voltage clamping device 113 is approxi-
mately one half the clamping level (i.e. 600 volts) of the first 
voltage clamping device 109, then the dissipation of the 
excess voltage experienced from a voltage transient or over-
voltage is distributed between the first and second voltage 
clamping devices 109and113. 
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or 113 may overheat or burn up, the thermal fuse 106 will 
blow, thereby protecting all of the circuitry in the voltage 
protector 100. Other implementations for protecting the volt-
age clamping devices with thermal fuses are well known and 
will not be discussed in greater detail herein. 
Thus, the voltage protector 100 advantageously ensures 
that the electrical load 103 is protected from voltage tran-
sients and overvoltages without presenting a fire hazard. 
Where the voltage clamping devices 109 and 113 comprise 
10 metal oxide varistors, they may only last 8 to 10 milliseconds 
under typically encountered overvoltage conditions while 
dissipating significant energy before overheating or damage 
results. To this end, the design of the voltage protectors as 
described herein take into account the limited capabilities of 
15 such voltage clamping devices. 
Typical transient voltage surge suppressors do not take 
such limitations into account. For example, even in the rare 
case where over-voltage protection is claimed, metal oxide 
varistors used may be subject to over-voltages for as much as 
20 100-200 milliseconds, which is enough to permanently dam-
age the metal oxide varistors. 
Note that the voltage-time curves 166 are specified so as to 
prevent the processor circuit from implementing nuisance 
switching of the switching elements 109and113 to isolate the 
25 electrical load 103 during overvoltages that may not be high 
enough to cause damage. In this respect, some degree of 
overvoltage is tolerated in order to prevent unwarranted dis-
ruption of the operation of the electrical load 103. Such over-
voltages are those that do not result in the overheating of the 
30 first and second voltage clamping devices 109 and 113, or 
cause damage to the electrical load 103. 
As mentioned above, the voltage clamping level of the first 
voltage clamping device 109 may comprise, for example, 600 35 
volts, and the second voltage clamping device 113 may have 
In view of the foregoing, the operation of the voltage pro-
tector 100 is discussed with greater particularity with refer-
ence to the figures that follow. 
With reference to FIG. 3, shown is a state diagram 173 that 
depicts the operation of logic executed within the processor 
circuit 143 according to an embodiment. Alternatively, the 
state diagram 173 of FIG. 3 may be viewed as depicting steps 
of a method implemented in the processor circuit 143. 
The state diagram 173 includes a "power off' state 176, a 
"nominal" state 179, a "voltage sag" state 183, and an "iso-
lation" state 186. The "power off' state 176 is the state of the 
processor circuit 143 when there is no power is applied to the 
inputs of the processor circuit 143. Assuming that power is 
a clamping level of300 volts as can be appreciated. Alterna-
tively, some other ratio of clamping voltages may exist 
between the first and second voltage clamping devices 109 
and 113. The specific voltage clamping levels of the first and 40 
second voltage clamping devices 109 and 113 also depend 
upon the nominal value of the power voltage V. It should be 
noted that even though the clamping voltage of the first 
clamping device 109 is 600 volts, the electrical load 103 is 
never exposed to a voltage that is higher than the clamping 
voltage of the second clamping device 113 (i.e. 300 volts). 
Also, the first voltage clamping device 109 affords protection 
against voltage transients and the like even if the switching 
elements Rl and R2 are in an off state. 
45 applied to the voltage protector 100, then a power up routine 
189 is implemented to transition the state of the processor 
circuit 143 from the power off state 176 to the nominal state 
179. The nominal state 179 represents a normal operating 
state of the processor circuit 143 such that the power voltage 
The processor circuit 143 is configured to control the first 
and second switching elements Rl and R2 to selectively 
establish a direct coupling of the power voltage V to the 
electrical load 103. In this respect, when the power voltage V 
experiences an overvoltage that extends beyond one or more 
50 V is nominal and no voltage anomalies such as transients or 
overvoltages are experienced as described above. If power is 
lost while the processor circuit 143 is in the nominal state 179, 
the voltage sag state 183, or the isolation state 186, then the 
processor circuit 143 reverts to the power off state 176. 
of the voltage-time curves 166, the processor circuit is con- 55 
figured to manipulate the switching elements Rl and R2 in 
order to at least partially isolate the electrical load 103 and the 
second voltage clamping device 113 from the power voltage 
If, while in the nominal state 179, a voltage sag occurs in 
the power voltage V, then a "voltage sag" routine 193 is 
implemented so as to transition the operation of the processor 
circuit 143 to the voltage sag state 183. In the voltage sag 
state, the processor circuit 143 waits until a voltage sag has V until the overvoltage has abated. In one embodiment, the 
electrical load 103 is entirely decoupled from the power volt-
age V where the switching elements Rl and R2 are in the off 
state as will be described. 
In this respect, the second voltage clamping device 113 
with a lower conduction voltage dissipates the bulk of the 
energy in the case of sustained overvoltage from incoming 
line to neutral N. Where the dissipation due to the overvoltage 
is so great that the first or second voltage clamping device 109 
60 come to an end in order to transition back to the nominal state 
179. In transitioning back to the nominal state, the processor 
circuit 143 will implement a "voltage sag over" routine 196. 
In addition, if while in the nominal state 179, the voltage 
protector 100 experiences an overvoltage, the processor cir-
65 cuit 143 will decide whether it is necessary to enter the iso-
lation state 186 depending upon whether the overvoltage 
exceeds a given one of the voltage-time curves 166 as 
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described above. In some cases, overvoltages may comprise 
moderate overvoltages that may not provide immediate harm 
to the electrical load 103. However, if the duration of such 
moderate overvoltages lasts beyond the time specified by a 
given one of the voltage-time curves 166, then such moderate 
overvoltage may become damaging due to the excess energy 
involved. In such case, the processor circuit 143 transitions to 
the isolation state 186 by implementing a "moderate over-
voltage" routine 199. However, if a severe overvoltage occurs 
such that imminent damage to the electrical load 103 and the 10 
voltage clamping devices 109 and 113 may occur, then the 
processor circuit 143 will transition from the nominal state 
179 to the isolation state 186 by implementing a "severe 
overvoltage" routine 203. 
When in the isolation state 186, a direct coupling between 15 
the input power voltage V and the load 103 is disconnected 
such that the electrical load 103 is at least partially isolated 
from the power voltage V during the duration of the poten-
tially damaging overvoltage. When the moderate or severe 
overvoltage is over and the power voltage V has returned to 20 
nominal while in the isolation state 186, then the processor 
circuit 143 returns to the nominal state 179 by implementing 
a "restore power" routine 206. Examples of the various rou-
tines described above in transitioning between the respective 
operational states will be provided in the discussion that 25 
follows. It is understood that each flow chart depicted may be 
viewed as depicting the operation of the processor circuit 143, 
or such flow charts may be viewed as depicting steps of 
methods implemented in the voltage protector 100. In one 
embodiment, the flow charts depict functionality that may be 30 
implemented with any one of a number of prograniming 
languages associated with processor circuits that may be 
employed. 
Referring next to FIG. 4, shown is one example of the 
power up routine 189 that occurs upon initial power up of the 35 
processor circuit 143 when the voltage protector 100 is first 
placed into an operational state with respect to an electrical 
load 103 as can be appreciated. Once the power voltage V is 
first applied to the input terminals of the voltage protector 
100, in box 223, the processor circuit 143 is initialized as can 40 
be appreciated. In this initial state, the relays Rl and R2 are in 
the off positions (the first state) such that Rl couples the load 
through the resistor Rs to neutral N and R2 presents an open 
circuit. 
8 
In box 229 the processor circuit 143 causes the switching 
element R2 to turn on in order to place the thermistor 126 into 
the circuit to limit an inrush current into the electrical load 
103 during the initial powerup of the load 103. In box 233, the 
processor circuit 143 initiates a timer. This timer effectively 
determines a period of time for the electrical load 103 to fully 
power up with the thermistor 126 in the circuit, thereby ensur-
ing that there will be no damaging inrush current to the 
electrical load 103. 
In box 236, the processor circuit 143 determines whether 
the timer has reached a predefined time within which any 
potential inrush current into the electrical load 103 will have 
been abated. Assuming that the timer has reached the pre-
defined time in box 236, thenin box 239, the processor circuit 
143 turns on switching element Rl, thereby directly coupling 
the power voltage V to the electrical load 103 and bypassing 
the thermistor 126. In this respect, the thermistor 126 is 
bypassed as the direct coupling presented through the switch-
ing element Rl provides the path of least resistance to the 
electrical load 103. 
Then, in box 243, the switching element R2 is turned off, 
thereby opening the circuit. Note that due to the fact that the 
switching element R2 is closed when switching element Rl 
was turned on, the voltage seen across switching element Rl 
at such time will be the voltage across the thermistor 126. This 
voltage is relatively low given that the thermistor 126 is added 
in series with the load 103. Where the switching element Rl 
is a relay, this fact advantageously prevents a significant volt-
age from developing over the contacts of a relay Rl, thereby 
preventing significant sparking during the switching of the 
relay Rl. Such sparking might otherwise result in damage to 
the relay over time that will significantly degrade its perfor-
mance and lifespan. Thereafter, the processor circuit 143 
enters nominal state 179. 
With reference to FIG. SA, shown is one example of the 
voltage sag routine 193 that is implemented in order to tran-
sition from the nominal state 179 to the voltage sag state 183. 
The voltage sag routine 193 is implemented when the proces-
sor circuit 143 detects a voltage sag in the power voltage Vas 
described above. The actually magnitude and duration of a 
voltage sag that causes the implementation of the voltage sag 
routine 193 can be predetermined. In one embodiment, the 
magnitude and duration of such a voltage sag may be speci-
fied such that voltage sags that are more severe than the 
By virtue of the fact that the switching elements Rl and R2 
are off when power is first applied, the electrical load 103 is 
isolated from the power voltage V. This is advantageous due 
to the fact that the power voltage V may be experiencing an 
overvoltage while the processor circuit 143 is first initializ-
ing. Specifically, because the processor circuit 143 is initial-
izing when first powered up, it is not in a position to operate 
the switching elements Rl and R2 in order to adequately 
protect the electrical load 103. Accordingly, the switching 
elements Rl and R2 are specified to be in an off state upon the 
startup of the voltage protector 100 so as to protect the elec-
trical load 103 during the initialization phase. 
45 predetermined threshold would result in a significant inrush 
current into the electrical load 103 when the power voltage V 
returns to nominal. However, the threshold voltage sag should 
be defined so as to prevent nuisance switching, etc. In one 
embodiment, a voltage sag ofless than 75% nominal voltage 
Next, in box 226, the initialization process proceeds until it 
has completed. Assuming that the processor circuit 143 is 
initialized, then box 227 the processor circuit 143 determines 
whether the power voltage V is currently experiencing an 
overvoltage such as a moderate or severe overvoltage. If no 
overvoltage is currently being experienced, then the proces-
sor circuit 143 proceeds to box 229. On the other hand, if an 
overvoltage exists, then the processor circuit 143 proceeds to 
box 228 in which the processor circuit 143 waits until the 
voltage has returned to nominal. Thereafter, the processor 
circuit 143 proceeds to box 229 as shown. 
50 for more than 2 to 3 cycles might result in significant current 
inrush. In another example, a voltage sage of 85% nominal 
voltage or higher for a few cycles would be ignored as a 
potential nuisance switching event. 
The voltage sag routine 193 begins with box 253 in which 
55 the switching element R2 is turned on, thereby inserting the 
thermistor 126 into the circuit. At some point after R2 is 
turned on, in box 256, the switching element Rl is turned off. 
This causes the power voltage to be supplied to the electrical 
load 123 through the thermistor 126. Assuming that the 
60 switching element Rl is a relay, then by turning the switching 
element R2 on before turning the switching element Rl off, 
the voltage across the contacts of the relay Rl is equal to the 
voltage across the thermistor 126, thereby minimizing spark-
ing across the contacts of the relay that can degrade the 
65 performance and lifespan of the relay as described above. 
Thereafter, the voltage sag routine 193 ends and the pro-
cessor circuit 143 is placed in the voltage sag state 183 in 
US 8,411,403 B2 
9 
which the processor circuits waits until the voltage sag ends 
and the power voltage V returns to nominal. The level of 
voltage of the power voltage that qualifies as the voltage sag 
that would cause the implementation of the voltage sag rou-
tine 193 may be predetermined as can be appreciated. 
With reference then to FIG. SB, shown is one example of 
the "voltage sag over" routine 196 that is employed when 
transitioning from the voltage sag state 183 back to the nomi-
nal state 179. The voltage sag over routine 196 is imple-
mented when the processor circuit 143 detects that the power 
voltage V has returned to a nominal state based upon inputs 
from the voltage detect interface circuit 149 (FIG. 1). 
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ing element Rl is equal to such voltage since the switching 
element Rl is in parallel with the switching element R2 and 
the thermistor 126. If the switching element Rl comprises a 
relay, then this lower voltage will minimize any sparking 
experienced at the contacts of the relay when turned off, 
thereby preventing major damage to the relay as described 
above. 
In box 289, a further delay is imposed upon the implemen-
tation of the moderate overvoltage routine 199. Then in box 
10 291, the switching element R2 is turned off, thereby com-
pletely decoupling the electrical load 103 from the power 
voltage V. Thereafter, the voltage protector 100 enters the 
isolation state 186 in which the electrical load 103 is isolated When in the voltage sag state 183, the switching element 
R2 is in an off state, where power is supplied to the electrical 
load 103 through the thermistor 126. Also, the switching 15 
element Rl is in an off position such that the electrical load 
103 is in parallel with the shunt resistance Rs. 
from the power voltage V until the overvoltage has ended and 
the power voltage V has returned to nominal. This action 
prevents the electrical load 103 from experiencing a poten-
tially damaging overvoltage. Also, the first and second volt-
age clamping devices 109 and 113 are prevented from over-
heating and/or causing a fire, etc. At the same time, where the 
switching element Rl is a relay, the lifespan of the relay is 
extended. 
To begin, in box 263, the voltage sag over routine 196 turns 
on Rl at an optimal point in the power voltage cycle. The 
optimal point in the power cycle is one that minimizes the 20 
creation of an inrush current in the electrical load 103. In 
particular, reference is made to the discussion of FIGS. 14-20 
that mention the timing at which a thyristor or relay is con-
trolled to establish the application of power voltage to the 
electrical load 103 while minimizing an inrush current to the 
electrical load 103. Once the switching element Rl is turned 
on at the optimal point in box 263, then the switching element 
R2 is turned off to allow the steady state operation of the load 
103. 
Referring next to FIG. 6, shown is a flowchart that provides 
one example of the moderate overvoltage routine 199 that is 
executed, for example, to transition the operation of the pro-
cessor circuit 143 from the nominal state 179 to the isolation 
Referring next to FIG. 7, shown is a flowchart that provides 
one example of the operation of the severe overvoltage rou-
tine 203 according to various embodiments. The severe over-
25 voltage routine 203 transitions the processor circuit 143 from 
the nominal state 179 to the isolation state 186 in response to 
a severe overvoltage experienced in the power voltage V. A 
severe overvoltage is considered to be an overvoltage that is 
so high that immediate damage is threatened to the electrical 
30 load 103 and/or the first and second voltage clamping devices 
109 and 113. In this respect, a severe overvoltage may result 
in physical damage to the second voltage clamping device 
113 that may render it inoperative and potentially cause a fire 
or other malfunction. state 186 according to various embodiments. To begin, a 
moderate overvoltage 199 is detected when an overvoltage 35 
experienced in the power voltage V is such that it is greater 
than the minimum voltage-time curve 166, but is less than a 
voltage-time curve 166 that would deem to be immediately 
damaging to the electrical load 103 (i.e. a severe overvoltage ). 
A severe overvoltage may be defined by a predefined volt-
age-time curve 166 stored in a memory associated with the 
processor circuit 143. Beginning with box 293, the severe 
overvoltage routine 203 starts a timer. Then in box 296, the 
severe overvoltage routine 203 determines whether a severe 
As such, moderate overvoltages may exist according for a 
predefined period of time before they are considered damag-
ing. When the moderate overvoltage reaches the point where 
it may be potentially damaging, action may be taken to pro-
tect the various components of the voltage protector 100 and 
the electrical load 103 in a manner that minimizes potential 
damage to switching elements Rl as will be described. 
Beginning with box 273, the moderate overvoltage routine 
199 initiates a timer 273. This timer is initiated in order to 
measure the duration of the overvoltage so that it can be 
compared with a given voltage-time curve 166 stored in the 
memory associated with the processor circuit 143. In box 
273, it is determined whether to decouple the electrical load 
103 from the power voltage V based upon whether the mod-
erate overvoltage is greaterthan one of the given voltage-time 
curves 166 stored in the memory of the processor circuit 143. 
Assuming that the electrical load 103 is to be decoupled 
from the power voltage V, then in box 279, the relay R2 is 
turned on, thereby injecting the thermistor 126 in series with 
the electrical load 103. Thereafter, in box 283, a delay is 
imposed upon the operation of the moderate overvoltage rou-
tine 199. Then, in box 286, the switching element Rl is 
switched off, thereby coupling the shunt resistance Rs across 
faced neutral in parallel with the electrical load 103. 
40 overvoltage has occurred for a required predefined period of 
time, thereby necessitating isolation of the electrical load 103 
from the power voltage Vin an attempt to prevent destruction 
of the second voltage clamping device 113, and to protect the 
electrical load 103. Assuming that the duration of the severe 
45 overvoltage has reached the prescribed time specified in a 
respective voltage-time curve 166 associated with a severe 
overvoltage, then in box 299, the switching element Rl is 
turned off. 
It may be the case where the switching element Rl com-
50 prises a relay that a significant spark may occur across the 
contacts of the relay Rl when it is turned off in this context 
since the switching element R2 is turned off at the same time. 
However, due to the potential damaging nature of the severe 
overvoltage, the damage that potentially may occur to the 
55 relay in this context is tolerated, even if such damage might 
result in undue degradation of the relay Rl and shorten its 
lifespan. However, given that the occurrences of such severe 
overvoltages are relatively rare, the potential damage in this 
context is tolerated rather than allowing the first and second 
60 voltage clamping devices 109 and 113 to be overheated or 
cause a fire, as well as to prevent damage to the electrical load 
103. Thereafter, the processor circuit 143 enters the isolation 
state 196 in which the electrical load 103 is isolated from the 
In this situation, the power voltage V is applied to the 
electrical load 103 through the thermistor 126. This is advan- 65 
tageous as the voltage across the thermistor 126 is a relatively 
low voltage, which means that the voltage across the switch-
power voltage V. 
The restore power routine 206 is implemented to transition 
the processor circuit 143 from the isolation state 196 back to 
the nominal state 179 after the power voltage V has returned 
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to nominal, having experienced either a severe or moderate 
overvoltage. In the isolation state 186, both the switching 
elements Rl and R2 are off. In order to transition the proces-
sor circuit 143 back to the nominal state 179, the switching 
element Rl is turned on at an optimal point in the power 
voltage in much as the way described above with respect to 
box 263 (FIG. SB) so as to minimize an inrush current expe-
rienced by the electrical load 103. Consequently, the descrip-
tion of the restore power routine 206 is not provided herein in 
detail. 
Referring next to FIG. 8, shown is a schematic of a voltage 
protector 3 00 according to another embodiment of the present 
disclosure. The voltage protector 300 is similar to the voltage 
protector 100 with the exception that the voltage protector 
300 does not include the current surge detection interface 
circuit 146 (FIG. 1), the switching element R2 (FIG. 1), and 
the thermistor 126 (FIG. 1). Also, the voltage protector 300 
includes a processor circuit 303 that executes logic that dif-
fers from that executed in the processor circuit 143 (FIG. 1). 
Rather, the voltage protector 300 includes an R-C snubber 
comprising a resistance Rand a capacitance C in parallel with 
the switching element Rl as shown. The R-C snubber com-
prises a very large impedance that provides a significant 
degree of isolation between the power voltage V and the 
electrical load 103 when the switching element Rl is off, 
thereby coupling the shunt resistance Rs from phase cjJ to 
neutral N. 
The operation of the voltage protector 300 is similar to the 
operation of the voltage protector 100 described above with 
the exception that the switching element R2 is eliminated. In 
this respect, the power circuit 143 controls the operation of 
the switching element Rl in response to overvoltages and 
voltage sags experienced in the power voltage V. In particular, 
when the switching element Rl is on, the power voltage Vis 
applied directly to the electrical load 103, where the direct 
connection through the switching element Rl presents the 
path ofleast resistance bypassing the R-C snubber. Thus, the 
switching element Rl is employed to selectively establish a 
direct coupling of the power voltage V to the electrical load 
103. An overvoltage is effectively dissipated using the first 
and second voltage clamping devices 109 and 113 as 
described above with respect to the voltage protector 100. 
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With reference to FIG. 9, shown is a state diagram that 
illustrates the control logic 313 implemented in the processor 
circuit 303 (FIG. 8) according to an embodiment of the 
present disclosure. Alternatively, the state diagram of FIG. 9 
may be viewed as depicting steps of a method implemented in 
the processor circuit 303. The control logic 313 includes a 
power off state 323, a nominal state 326, and an isolation state 
329. The power off state 323 represents the state of the pro-
cessor circuit 303 when no power voltage V is applied to the 
10 
voltage protector 300 and the voltage protector 300 is in an off 
condition. When the power voltage V is applied to the inputs 
of the voltage protector 300, then the voltage protector 300 
transitions to the nominal state 326 by implementing the 
15 power up routine 333. Also, when the voltage protector 300 
reverts to the power off state 323 upon experiencing a loss of 
power 336. 
While in the nominal state 326, the voltage protector 300 
applies the power voltage V directly to the electrical load 103 
20 through the inductance L as shown. When voltage transients 
or overvoltages are experienced in the power voltage V, the 
first and second voltage clamping devices 109 and 113 con-
duct the excess voltage from phase cjJ to neutral N and limit the 
ability of such voltage transients or overvoltages from reach-
25 ing the electrical load 103. The dissipation of the voltage 
transients and overvoltages are distributed among the first and 
second voltage clamping devices 109 and 113 as was 
described above with respect to the voltage protector 100. The 
value of the inductance L is chosen to control how much 
30 
current flows through the first voltage clamping device 109, 
and how the energy dissipation is distributed between the first 
and second voltage clamping devices 109and113. 
In this respect, the inductance L slows down the speed of 
35 voltage transients and overvoltages to provide time for the 
first voltage clamping device 109 to dissipate at least part of 
the excess voltage to neutral N before the second voltage 
clamping device 113 begins to dissipate any remaining excess 
voltage to neutral N. When the isolation state 329, the switch-
40 ing element Rl is in the off position and the first voltage 
clamping device 109 dissipates the excess voltage during the 
duration of the overvoltage or surge. As a result, the second 
voltage clamping device 113 does not see sustained exposure 
to the high voltage level across the first voltage clamping 
However, when the energy associated with an overvoltage 
either due to the high magnitude of the overvoltage or the long 
duration of the overvoltage reaches a point where the first and 
second voltage clamping devices 109 and 113 may be dam-
aged, or where the electrical load 103 may experience dam-
age as described above, then the processor circuit 143 will 
turn the switching element Rl off, thereby injecting the R-C 
snubber in series between the power voltage V and the elec- 50 
trical load 103. Also, the shunt resistance Rs is injected in 
parallel with the electrical load 103 to prevent high stray 
voltage from being impressed across the electrical load 103. 
45 device 109. 
The voltage clamping level of the first voltage clamping 
device 109 may comprise, for example, 600 volts, and the 
second voltage clamping device 113 may have a clamping 
level of 300 volts as can be appreciated. Alternatively, some 
other ratio of clamping voltages may exist between the first 
and second voltage clamping devices 109 and 113. The spe-
cific voltage clamping levels of the first and second voltage 
clamping devices 109 and 113 may depend upon the nominal 
value of the power voltage V. 
By virtue of the fact that the second voltage clamping 
device 103 is isolated from the power voltage when the 
switching element Rl is in the off position, the second voltage 
clamping device 113 is not exposed to the high voltage surge 
that is handled by the first voltage clamping device 109. This 
prevents overheating and a potential fire hazard under over-
voltage conditions. 
The processor circuit 143 is configured to turn off the 
switching element Rl upon the occurrence of an overvoltage 55 
as described above, or upon the occurrence of a voltage sag. 
When the power voltage V returns to nominal at the end of an 
overvoltage, the switching element Rl is turned on to resume 
normal operation. When the power voltage has returned to 
nominal after a voltage sag, the switching element Rl is 60 
turned on at the optimal time during the cycle of the power 
voltage so as to minimize an inrush current to the electrical 
load 103 in a similar manner as was described with reference 
Upon detecting an overvoltage or a voltage sag in the 
nominal state 326, then the control logic 313 implements the 
overvoltage/voltage sag routine 339 in which the switching 
65 element Rl is turned off to transition the operation of the 
processor circuit 303 to the isolation state 329. When the 
overvoltage or voltage sag condition has abated, the control 
to FIG. Sb above. 
In view of the foregoing, the operation of the voltage pro-
tector 300 is discussed with greater particularity with refer-
ence to the figures that follow. 
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logic 313 implements the restore power routine 343 to return 
the operation of the processor circuit 303 to the nominal state 
326. 
With reference to FIG. 10, shown is a flowchart that pro-
vides one example of the power up routine 333 according to 
one embodiment. When power voltage Vis initially applied to 
the voltage protector 300, the switching element Rl is in the 
off position, thereby coupling the shunt resistance Rs in par-
allel with the electrical load 103 and injecting the resistance R 
and capacitance C in series with the inductance L between the 
power voltage and the electrical load 103. This protects the 
electrical load 103 from voltage transients and overvoltages 
until the operation of the processor circuit 303 of the voltage 
protector 300 is initialized. 
14 
363 (FIG. SB). Note that in the case of an overvoltage, step 
386 may be unnecessary unless the voltage to the electrical 
load 103 drops significantly due to the voltage lost across the 
RC snubber. Thereafter, the restore power routine 343 ends 
and the control logic 313 is placed in the nominal state 326. 
Referring next to FIG. 13, shown is one example of the 
processor circuit 143 or 303 according to embodiments of the 
present disclosure. The processor circuit 143/303 comprises, 
for example, a processor 403 and a memory 406, both of 
10 
which are coupled to a local interface 409. To this end, the 
local interface 409 may comprise, for example, a data bus 
with an accompanying address/control bus as can be appre-
ciated. 
Starting with box 363, the processor circuit 303 is initial- 15 
ized while the switching element Rl remains in an off posi-
tion. When the processor circuit 303 is initialized as deter-
mined in box 366, the power up routine 333 proceeds to box 
369. In box 369, the switching element Rl is turned on at an 
optimal point in the cycle of the power voltage V that mini- 20 
mizes an inrush current to the electrical load 103 in a similar 
Stored on the memory 406 and executable by the processor 
403 are an operating system 413 and the control logic 173/ 
313. Also, data representing one or more voltage-time curves 
166 may be stored in the memory 406 or otherwise may be 
accessible to the processor circuit 143/303. 
The memory 406 is defined herein as both volatile and 
nonvolatile memory and data storage components. Volatile 
components are those that do not retain data values upon loss 
of power. Nonvolatile components are those that retain data 
upon a loss of power. Thus, the memory 406 may comprise, 
manner as was described above with reference to box 363 
(FIG. SB). Thereafter, the power up routine 333 ends and the 
control logic 313 enters the nominal state 326. 
Referring next to FIG. 11, shown is one example of a 
flowchart that provides one illustration of the "overvoltage/ 
power sag" routine 339 that transitions the control logic 313 
from the nominal state 326 to the isolation state 329 according 
to various embodiments. At the time the overvoltage/voltage 
sag routine 339 is implemented, the switching element Rl is 
in the on state and the power voltage V is directly applied to 
the electrical load 103, thereby bypassing the R-C snubber as 
described above. 
25 for example, random access memory (RAM), read-only 
memory (ROM), hard disk drives, floppy disks accessed via 
an associated floppy disk drive, compact discs accessed via a 
compact disc drive, magnetic tapes accessed via an appropri-
ate tape drive, and/or other memory components, or a com-
30 bination of any two or more of these memory components. In 
addition, the RAM may comprise, for example, static random 
access memory (SRAM), dynamic random access memory 
(DRAM), or magnetic random access memory (MRAM) and 
To begin, once an overvoltage or a power sag is detected, 
then in box 373 a timer is initiated to determine the duration 35 
other such devices. The ROM may comprise, for example, a 
programmable read-only memory (PROM), an erasable pro-
grammable read-only memory (EPROM), an electrically of the overvoltage or power sag to determine whether to turn 
the switching element Rl off. The duration and magnitude of 
the overvoltage may be compared with the voltage-time 
curves 166 maintained in a memory of the processor circuit 
303 to determine whether the switching element Rl should be 
turned off to protect the electrical load 103 and the second 
voltage clamping device 113. Alternatively, if a power sag is 
detected, then the duration and magnitude of the sag voltage 
may be compared against thresholds stored in the memory to 
determine whether intervention is necessary to minimize or 
reduce harmful in-rush current when the power voltage V 
returns to nominal. 
If the overvoltage is greater than a respective voltage-time 
curve 166 threshold, or if a voltage sag is deemed severe 
enough as to result in a potentially harmful in-rush current to 
the electrical load 103, thenin box 379 the switching element 
Rl is turned off, thereby placing the impedance of the RC 
snubber in series with the electrical load 103. Also, the shunt 
resistance Rs is placed in parallel with the electrical load 103. 
In this circumstance, the voltage protector 300 is in the iso-
lation state 329 where the electrical load 103 is protected and 
the second voltage clamping device 113 will not overheat. 
Referring next to FIG. 12 shown is one example of a 
flowchart that provides one illustration of the "restore power" 
routine 346 that transitions the control logic 313 from the 
isolation state 329 to the nominal state 326 according to 
various embodiments. In box 383, it is determined whether 
the power voltage V (FIG. 8) has returned to nominal. If so, 
then in box 386, the switching element Rl is turned on at an 
optimal point in the cycle of the power voltage V that mini-
mizes a potential inrush current to the electrical load 103 in a 
similar manner as was described above with reference to box 
erasable programmable read-only memory (EEPROM), or 
other like memory device. 
In addition, the processor 403 may represent multiple pro-
40 cessors and the memory 406 may represent multiple memo-
ries that operate in parallel. In such a case, the local interface 
409 may be an appropriate network that facilitates commu-
nication between any two of the multiple processors, between 
any processor and any one of the memories, or between any 
45 two of the memories etc. The processor 403 may be of elec-
trical or of some other construction as can be appreciated by 
those with ordinary skill in the art. 
The operating system 413 is executed to control the allo-
cation and usage of hardware resources such as the memory, 
50 processing time and peripheral devices in the processor cir-
cuit 143/303. In this manner, the operating system 413 serves 
as the foundation on which applications depend as is gener-
ally known by those with ordinary skill in the art. 
Although the control logic 173 and/or 313 are each embod-
55 ied in software or code executed by general purpose hardware 
as discussed above, as an alternative the same may also be 
embodied in dedicated hardware or a combination of soft-
ware/general purpose hardware and dedicated hardware. If 
embodied in dedicated hardware, the control logic 173 or 313 
60 can be implemented as a circuit or state machine that employs 
any one of or a combination of a number of technologies. 
These technologies may include, but are not limited to, dis-
crete logic circuits having logic gates for implementing vari-
ous logic functions upon an application of one or more data 
65 signals, application specific integrated circuits having appro-
priate logic gates, programmable gate arrays (PGA), field 
programmable gate arrays (FPGA), or other components, etc. 
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Such technologies are generally well known by those skilled 
in the art and, consequently, are not described in detail herein. 
The state diagrams and/or flow charts of FIGS. 3-7 and 
9-12 the functionality and operation of an implementation of 
the control logic 173 and the control logic 313. If embodied in 
software, each block may represent a module, segment, or 
portion of code that comprises program instructions to imple-
ment the specified logical function(s). The program instruc-
tions may be embodied in the form of source code that com-
prises human-readable statements written in a progrannning 10 
language or machine code that comprises numerical instruc-
tions recognizable by a suitable execution system such as a 
processor in a computer system or other system. The machine 
code may be converted from the source code, etc. If embodied 
in hardware, each block may represent a circuit or a number 15 
of interconnected circuits to implement the specified logical 
function(s ). 
16 
are manipulated to establish the direct coupling applies to the 
control of the switching element Rl as described above with 
reference to FIGS. 1and8. 
With reference to FIG. 14, shown is a chart that plots a 
power voltage 500 with respect to time to illustrate the various 
embodiments of the present disclosure. The power voltage 
500 is applied to a load that may comprise, for example, an 
inductive load, a rectifier load, a capacitive load, or other type 
of electrical load as can be appreciated. In the case that the 
power voltage 500 is applied to a rectifier load, then a voltage 
is generated across a capacitor associated with the rectifier as 
can be appreciated. In this respect, the capacitor facilitates the 
generation of a DC power source in conjunction with the 
function of the diodes of the rectifier. 
With respect to FIG. 14, the capacitor voltage 503 is 
depicted as the DC voltage that exists across a capacitor 
associated with the rectifier. From time to time during the 
steady state operation of the load to which the power voltage 
500 is applied, a voltage sag 506 may occur in the power 
voltage 500. During a voltage sag 506, the capacitor voltage 
503 may steadily decrease as the capacitor itself is drained as 
it supplies current to the electrical load coupled to the recti-
fier. At the end of a voltage sag 506, it is often the case that the 
power voltage 500 suddenly returns to a nominal voltage 509. 
Although the state diagrams and/or flow charts of FIGS. 
3-7 and 9-12 show a specific order of execution, it is under-
stood that the order of execution may differ from that which is 20 
depicted. For example, the order of execution of two or more 
blocks may be scrambled relative to the order shown. Also, 
two or more blocks shown in succession in FIGS. 3-7 and 
9-12 may be executed concurrently or with partial concur-
rence. In addition, any number of counters, state variables, 
warning semaphores, or messages might be added to the 
logical flow described herein, for purposes of enhanced util-
ity, accounting, performance measurement, or providing 
troubleshooting aids, etc. It is understood that all such varia-
tions are within the scope of the present invention. 
25 The nominal voltage 509 is the normal operating voltage of 
the power voltage 500. 
Also, where the control logic 173 and/or the control logic 
313 comprises software or code, each can be embodied in any 
computer-readable medium for use by or in connection with 
an instruction execution system such as, for example, a pro-
cessor in a computer system or other system. In this sense, the 
logic may comprise, for example, statements including 
instructions and declarations that can be fetched from the 
computer-readable medium and executed by the instruction 
execution system. In the context of the present invention, a 
"computer-readable medium" can be any medium that can 
contain, store, or maintain the control logic 173 and/or the 
control logic 313 for use by or in connection with the instruc-
tion execution system. The computer readable medium can 
comprise any one of many physical media such as, for 
example, electronic, magnetic, optical, electromagnetic, 
infrared, or semiconductor media. More specific examples of 
a suitable computer-readable medium would include, but are 
not limited to, magnetic tapes, magnetic floppy diskettes, 
magnetic hard drives, or compact discs. Also, the computer-
readable medium may be a random access memory (RAM) 
including, for example, static random access memory 
(SRAM) and dynamic random access memory (DRAM), or 
magnetic random access memory (MRAM). In addition, the 
computer-readable medium may be a read-only memory 
(ROM), a programmable read-only memory (PROM), an 
erasable programmable read-only memory (EPROM), an 
electrically erasable programmable read-only memory (EE-
PROM), or other type of memory device. 
Depending where in the power voltage cycle that the power 
voltage 500 returns to the nominal voltage 509, there may be 
a significant voltage differential VD between the power volt-
30 age 500 and the capacitor voltage 503. This voltage differen-
tial VD may ultimately result in a significant inrush current as 
the load resumes steady state operation. Where the load is a 
rectifier load, then the inrush current occurs due to the fact 
that the rectifier capacitor needs to be charged up and other 
35 components that make up the load may pull more current at 
the end of the voltage sag 506. 
The magnitude of the inrush current is affected by various 
load factors such as, for example, the type of load, the con-
dition of load, the proximity of the load with respect to the 
40 power voltage 500, power supply factors, the duration of the 
voltage sag 506, the line impedance, and the location of any 
transformer associated with the stepping the power voltage 
500 up or down, and other factors. In addition, the magnitude 
of any inrush current after the occurrence of a voltage sag 506 
45 will depend upon the magnitude of the voltage differential VD 
that exists at the instant that the power voltage 500 returns to 
the nominal voltage 509. The nominal voltage 509 is defined 
herein as a nominal value assigned to a circuit or system for 
the purpose of conveniently designating its voltage class or 
50 type. In this sense, nominal voltage may comprise a standard-
ized voltage specified for various purposes such as power 
distribution on a power grid, i.e. 120/240 Delta, 480/277 Wye, 
120/208 Wye or other specification. Alternatively, the nomi-
nal voltage may comprise a standardized voltage in a closed 
55 system such as, for example, a power system on a vehicle such 
as an airplane, etc. A nominal voltage may be, for example, an 
AC voltage specified in terms of peak to peak voltage, RMS 
voltage, and/or frequency. Also, a nominal voltage may be a 
DC voltage specified in terms of a voltage magnitude. 
In order to limit the inrush current at the end of a voltage 
sag 506, according to various embodiments of the present 
disclosure, an impedance is added to the load upon detection 
of the voltage sag 506 in the power voltage 500 during the 
steady state operation of the load. In this respect, the power 
The following discussion of FIGS. 14-20 relate to deter-
mining the optimal point in the power cycle at which to 60 
establish the direct coupling of the power voltage V to the 
electrical load 103 so as to minimize an inrush current to the 
electrical load 103. In particular, the discussion of FIGS. 
14-20 describe the control of a thyristor or relay in order to 
establish the application of power voltage to the electrical 
load 103 while minimizing an inrush current to the electrical 
load 103. Generally, the timing at which the thyristor or relay 
65 voltage 500 is monitored to detect a voltage sag 506 during 
the steady state operation of the load. Once an occurrence of 
a voltage sag 506 is detected, the impedance is added to the 
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load. Thereafter, the impedance is removed when the power 
voltage 500 has reached a predefined point 513 in the power 
voltage cycle after the power voltage 500 has returned to the 
nominal voltage 509. 
18 
The timing of the removal of the impedance from the load 
after the power voltage 500 has returned to the nominal volt-
age 509 is specified to as to minimize an occurrence of an 
inrush current surge flowing to the load according to various 
embodiments of the present disclosure. In this respect, the 
removal of the impedance from the load is timed at the pre-
defined point on the power voltage cycle of the power voltage 
500. 
that could be applied to the load, where the impedance would 
not be removed if the actual voltage differential VD is greater 
than the maximum voltage differential VD specified. As 
depicted in the graph of FIG. 14, shown is an embodiment in 
which the impedance is added to the load during the voltage 
sag 506 and is removed at the point 513 in the power voltage 
cycle that occurs at a first zero crossing after the power 
voltage 500 returns to the nominal voltage 509 according to 
one embodiment of the present disclosure. 
10 With reference next to FIG. 15, shown is a schematic of a 
current limiting circuit according to an embodiment of the 
present disclosure. The power voltage 500 (FIG. 14) is 
applied across input nodes 603 as shown. The power voltage 
In one embodiment, the impedance is removed from the 
load when the power voltage 500 is less than a magnitude of 
the capacitor voltage 503 across a capacitor associated with a 
rectifier, where the load is a rectifier load. In such a scenario, 
given that the line voltage 500 is rectified, then it can be said 
that the impedance is removed from the load when the abso-
lute value of the magnitude of the power voltage 500 is less 
than a magnitude of the voltage 503 across the capacitor 
associated with the rectifier of the load. 
15 500 may be received from a typical outlet or other power 
source as can be appreciated. The current limiting circuit 600 
includes a transient voltage surge suppressor 606 that is 
coupled across the input nodes 603. In addition, the current 
limiting circuit 600 includes a zero crossing detector 609, a 
20 sag detector 613, anda gate drive 616. The power voltage 500 
is received as an input into both the zero crossing detector 609 
and the sag detector 613. The output of the zero crossing 
detector 609 comprises a zero crossing signal 619 that is 
At such time, the respective diodes in the rectifier are 
reversed biased when the absolute value of the magnitude of 
the power voltage 500 is less than the magnitude of the 
voltage 503 across the capacitor associated with the rectifier 25 
of the load. Consequently, there is no inrush current when the 
absolute value of the magnitude of the power voltage 500 is 
less than the magnitude of the voltage 503 across a capacitor 
associated with a rectifier of the load. Ultimately, in this 
scenario, the capacitor associated with the rectifier is charged 
when the normal peaks of the rectified power voltage 500 are 
applied to the capacitor, rather than experiencing an instan-
taneous change in the voltage as illustrated by the voltage 
differential VD depicted in FIG. 14. 
applied to the gate drive 616. 
The output of the sag detector 613 is also applied to the gate 
drive 616. The gate drive 616 controls a thyristor 626 and a 
relay 629. In this respect, the gate drive 616 controls whether 
the thyristor 626 and the relay 629 are turned on or off. The 
relay 629 couples the input nodes 603 to a load 633. The 
30 thyristor 626 couples the input nodes 606 to the load 633 
through a resister Rr. In the embodiment depicted in FIG. 15, 
the input nodes 603 are coupled to the load 633 through 
resistor Rs that is in parallel with the relay 629 and the thy-
ristor 626/resistor Rr as shown. 
The load 633 as depicted in FIG. 15 comprises a rectifier 
load having a rectifier 636. The rectifier 636 includes the 
diodes 639 and the rectifier capacitor 643. In addition, the 
load 633 may include other components 646 that receive DC 
power as can be appreciated. Alternatively, the load 633 may 
In an additional alternative, the impedance is removed 35 
from the load at approximately a zero (0) crossing of the 
power voltage 500 that occurs after the power voltage has 
returned to the nominal voltage 509 after the end of a voltage 
sag 506. In this respect, to be "approximate" to the zero 
crossing, for example, is to be within an acceptable tolerance 
associated with the zero crossing such that the magnitude of 
the power voltage 500 is unlikely to be greater than a voltage 
503 across a capacitor associated with a rectifier of the load. 
40 be an inductive load or other type of load. The zero crossing 
detector 609, the sag detector 613, and/or the gate drive 616 
may be implemented with one or more micro processor cir-
cuits, digital logic circuitry, or analog circuitry as can be 
appreciated. 
Next, a general discussion of the operation of the current 
limiting circuit 600 is provided according to one embodiment 
of the present disclosure. To begin, assume the power voltage 
500 comprises a nominal voltage 509 is applied to the load 
and suddenly experiences a voltage sag 506 (FIG. 14). 
In another embodiment, the impedance may be removed 
from the load at approximately a first one of the many zero 45 
crossings that occur after the power voltage 500 as returned to 
the nominal voltage 509. This is advantageous as the power is 
returned to the load as soon as possible but in a manner that 
minimizes the possibility that a significant inrush current will 
occur. 50 Assuming that the voltage sag 506 lasts a predefined thresh-
old of time where the capacitor voltage 503 (FIG. 14) across 
the capacitor 643 drains appreciably, a risk is created of a 
significant inrush current when the power voltage 500 
In yet another embodiment, the impedance may be 
removed from the load at a point on the power voltage cycle 
that substantially minimizes the differential VD between an 
absolute value of the magnitude of the power voltage 500 and resumes the nominal voltage 509. 
During steady state operation of the load, the relay 629 is in 
a closed position and the power voltage 500 is applied directly 
to the load 633 through the relay 629. Given that the relay 629 
is a direct electrical connection, it presents the path of least 
resistance for the current flowing to the load 633. Conse-
a magnitude of the voltage 503 across a capacitor associated 55 
with a rectifier of the load. In this respect, ifthe power voltage 
500 returns to the nominal voltage 509 at a location in the 
power voltage cycle such that the magnitude of the power 
voltage 500 is close to the voltage 503 across the capacitor so 
that minimal inrush current may result, then the impedance 
may be removed potentially even in a case where the power 
voltage 500 is on an upswing and is greater than the voltage 
503 across the capacitor, as long as the voltage differential VD 
60 quently, the current bypasses the resistor Rs. During the 
steady state operation of the load, the thyristor 626 is also in 
an off state, thereby preventing current from flowing through 
the resistance Rr Once the sag detector 613 detects the volt-
age sag 506, then the sag detector output 623 directs the gate is small enough so as to result in an acceptable amount of 
inrush current to the load. 
In such a case, a maximum voltage differential VD may be 
specified that results in a maximum allowable inrush current 
65 drive 616 to open the relay 629. As a result, the voltage at the 
input nodes 623 is applied to the load 633 through the resistor 
Rs-
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The resistance Rs is obviously higher than the near zero 
resistance presented by the closed relay 629. By opening the 
relay 629, the resistor Rs is added to the load 633. The resis-
tance Rs is specified so as to limit the current that can flow to 
the load 633. This resistance thus limits any current surge that 5 
might occur when the voltage returns to nominal and the 
voltage sag 506 has ended, thereby minimizing or eliminating 
the possibility of damage to electrical components of the load 
633 such as diodes 639 in the rectifier 636 or other compo-
10 
nents. 
20 
Alternatively, if the reaction time of the relay 629 in 
response to a change in the state of the output signal from the 
gate drive 616 is sufficiently fast or can be estimated with 
sufficient accuracy, then it may be the case that the relay 629 
could be used without the thyristor 629. Specifically, the relay 
629 could be triggered to close (or turned off in the case of a 
normally closed relay) at a predefined period of time before a 
zero crossing is to occur with the anticipation that the relay 
629 will actually close on or near the zero crossing itself. This 
embodiment would thus eliminate the need for the thyristor 
626 and the resistance Rr. 
Once the thyristor 626 has been on for a necessary amount 
of time to ensure that the capacitor 643 associated with the 
rectifier 636 is charged enough to avoid significant inrush 
15 current, or that the load 633 is operational to the extent that it 
will not cause an undesirable inrush current, the gate drive 
616 closes the relay 629 to reestablish the conductive path-
way between the input nodes 603 and the load 633. Thereaf-
It should be noted that the resistance Rs may also reduce the 
voltage that is seen by the load 633 during the voltage sag 506 
until either the thyristor 626 is closed (turned on) or the relay 
629 is closed. In this respect, the resistance Rs can exacerbate 
the reduced voltage experienced by the load 633 during the 
voltage sag 506. However, the reduced voltage due to the 
resistor Rs will not be much worse than what can typically be 
experienced by the load 633 without the resistance Rs. This is 
especially true ifthe voltage sag 506 lasts for a short time. If 20 
the voltage sag 506 lasts for relatively long time such that the 
operation of the load is disrupted, chances are any reduction 
in voltage due to the resistance Rs would not be of any con-
sequence. 
ter, the gate drive 616 turns the thyristor 626 off. 
Thus, to recap, the thyristor 626 provides the function of 
supplying the power voltage 500 to the load 633 after the end 
of the voltage sag 506. Given that the resistance Rs is the 
impedance that is added to the load 633 during the voltage sag 
506, the thyristor 626 acts to remove the impedance Rs to 
25 resupply the power voltage 500 to the load 633, where the 
resistance Rris much less than the resistance Rs- Thereafter, 
the relay 629 is closed so that a direct conductive pathway is 
established to the load 633 without any loss to either of the 
For maximum protection, the current flow through the 
resistor Rs should be low, but as stated above, this might 
increase the possibility of momentary interference with the 
load operation. Thus, the value of the resistance Rs is deter-
mined based upon a trade off between protection in a multi-
load environment and the possibility of nuisance interference 30 
with the operation of the load 633. Experiments show that the 
resistance Rs generally does not interfere with the load opera-
tion for voltage sags of short duration lasting less than five (5) 
cycles or so. 
Once the relay 629 is opened due to the detection of the 35 
voltage sag 506, then the current limiting circuit 600 stays in 
such state until the sag detector 613 detects that the voltage 
sag 506 has ended. Assuming that the voltage sag 506 has 
ended, then the sag detector output 623 is appropriately 
altered. In response, the gate drive 616 does not close the relay 40 
629 right away. Rather, the relay 629 is maintained in an open 
state. The gate drive 616 waits until a signal is received from 
the zero crossing detector 609 indicating that a zero crossing 
has been reached in the power voltage cycle. The zero cross-
ing output 619 applied to the gate drive 616 indicates the 45 
occurrence of all zero crossings. 
Upon receiving an indication of a zero crossing after 
receiving an indication that the voltage sag 506 has ended, the 
gate drive 616 turns on the thyristor 626 to allow current to 
flow to the load 623 through the thyristor 626 and the resis- 50 
tance Rr. The resistance Rris specified to protect the thyristor 
626. In particular, the resistance Rr limits the worst case 
current that flows to the load 633 through the thyristor 626 to 
within the maximum current rating of the thyristor 626. Thus, 
the resistance Rr is less than the resistance Rs and effectively 55 
allows the nominal power voltage 500 to be applied to the 
load 633. The thyristor 626 is advantageously employed to 
cause the power voltage 500 to be reapplied to the load 633 
after the end of the voltage sag 506 as the thyristor 626 is 
much faster in operation than the relay 629. In this respect, the 60 
thyristor 626 can be turned on, for example, within approxi-
mately 10 microseconds as opposed to the relay 629 that 
might take approximately five to ten milliseconds. Because of 
the speed at which the thyristor 626 can operate, the thyristor 
626 allows the current limiting circuit 600 to control exactly 65 
where on the power voltage cycle that the power voltage 500 
is reapplied to the load 633. 
resistances Rs or Rr. 
The current limiting circuit 600 illustrates the operation of 
an embodiment in which the inrush current that flows to the 
load 633 is minimized after the end of the voltage sag 506, 
where the impedance represented by the resistance Rs that 
was added to the load 633 is removed from the load 633 at 
approximately the zero crossing of the power voltage 500 
after the power voltage 500 has returned to the nominal volt-
age 509. 
The precise zero crossing detected by the zero crossing 
detector 609 at which the thyristor 626 is turned on may be the 
first zero crossing that occurs after the power voltage 500 has 
returned to the nominal voltage 509. Alternatively, the zero 
crossing at which the thyristor 626 is turned on may be any 
zero crossing that occurs after the power voltage 500 has 
returned to the nominal voltage 509 with the understanding 
that it may be favorable to tum the thyristor 626 on as soon as 
possible so as to reestablish the power voltage 500 at the load 
633 so that the load is not adversely affected. 
In addition, the resistance Rr is specified so that the thy-
ristor 626 does not experience currents that are too high that 
may adversely affect its operation, taking into account how 
long the thyristor 626 would have to stay on given the zero 
crossing or other point at which the thyristor 626 would be 
turned on after the voltage sag 506 has ended. 
Referring next to FIG. 15, shown is a current limiting 
circuit 700 according to another embodiment of the present 
disclosure. The current limiting circuit 700 is similar in func-
tion with respect to the current limiting function 600, except 
that the resistance Rs is not employed. In this respect, the 
impedance added to the load 633 is the equivalent of an 
infinite resistance or an open circuit. In all other ways, the 
operation of the current limiting circuit 700 is the same as 
described above with respect to FIG. 15. 
In addition, the current limiting circuit 700 provides addi-
tional capability in that it can isolate the load 633 from the 
power voltage 500 such as might be desirable in a case where 
sustained undervoltages or overvoltages occur that may be 
dangerous for the load 633. The current limiting circuit 600 
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(FIG. 15) may also be configured isolate the load 633 in the 
case of an undervoltage or overvoltage that might present a 
danger for the load 633 by including a second relay in series 
with the resistance Rs that would open up to isolate the load 
633 from the power voltage 500. In case an undervoltage or 
overvoltage is detected, a relay may be opened at the same 
time that the relay 629 is opened. 
22 
various peaks shown which generally coincide with the zero 
crossings of the power voltage 500 as can be appreciated. 
Turning then to FIG. 19, shown is a processor circuit 
according to an embodiment of the present disclosure that 
provides one example of an implementation of the gate drive 
616 according to an embodiment of the present disclosure. As 
depicted, a processor circuit 820 is shown having a processor 
823 and a memory 826, both of which are coupled to a local 
interface 829. The local interface 829 may comprise, for 
10 example, a data bus with an accompanying control/address 
bus as can be appreciated by those with ordinary skill in the 
art. In this respect, the processor circuit 820 may comprise 
any one of a number of different commercially available 
processor circuits. Alternatively, the processor circuit 820 
Turning then to FIG. 17, shown is a current limiting circuit 
800 according to yet another embodiment of the present dis-
closure. The current limiting circuit 800 is similar to the 
current limiting circuit 700 (FIG. 15) with the exception that 
the zero crossing detector 609 in the current limiting circuit 
700 has been replaced by the impedance removal timing 
circuit 803 that generates an impedance removal signal 806 
that is applied to the gate drive 616. The current limiting 
circuit 800 operates in much the same way as the current 
limiting circuit 700 with the exception that the impedance 
removal timing circuit 803 receives the voltage across the 
capacitor 643 of the rectifier 636 as an input. This voltage may 20 
be compared with the power voltage 500 that is received as 
another input. 
15 may be implemented as part of an application specific inte-
grated circuit (ASIC) or may be implemented in some other 
manner as can be appreciated. It is also possible that the logic 
control functions can be implemented without a microproces-
sor. 
In this respect, the impedance removal timing circuit 803 
may send the signal to the gate drive 616 to energize the 
thyristor 626 to supply current to the load 633 when condi- 25 
tions other than zero crossings occur that will allow the load 
633 to be supplied with the line voltage without causing an 
undesirable inrush current surge. In particular, the conditions 
may comprise, for example, when the absolute value of the 
magnitude of the power voltage 500 is less than the magni- 30 
tude of the rectified voltage across the capacitor 643 associ-
ated with the rectifier of the load. In this respect, the voltage 
differential VD (FIG.14) does not exist such that a significant 
inrush current surge is not likely to be experienced. 
Stored on the memory 831 and executable by the processor 
823 is gate drive logic 831. The gate drive logic 831 is 
executed to control the function of the gate drive 616 in 
controlling the opening and closing of the relay 629, and to 
turn the thyristor 626 (FIGS. 15-17) on or off. In addition, an 
operating system may also stored on the memory 826 and 
executed by the processor 823 as can be appreciated. Still 
further, other logic in addition to the gate drive logic 831 may 
be stored in the memory 826 and executed by the processor 
823. For example, logic that implements the functions of the 
zero crossing detector 609 (FIGS. 15 and 16), sag detector 
603 (FIG. 15, 16, or 17), or the impedance removal timing 
circuit 803 (FIG. 17) may be implemented on the processor 
circuit 820 as can be appreciated. Alternatively, separate pro-
cessor circuits may be employed to implement each of the 
gate drive 616, zero crossing detector 609, sag detector 603, 
or the impedance removal timing circuit 803. 
Alternatively, the impedance removal timing circuit 803 35 
may generate the impedance removal output signal 806 that 
causes the gate drive 616 to energize the thyristor 626 to 
remove the impedance from the load 633 at any point on the 
power voltage cycle of the power voltage 500 that substan-
tially minimizes a differential between the absolute value of 40 
the magnitude of the power voltage 500 and a magnitude of 
the rectified voltage across the capacitor 643 that is associated 
with the load. 
The gate drive logic 831, zero crossing detector 609, sag 
detector 603, and/or the impedance removal timing circuit 
803 (FIG. 17) is described as being stored in the memory 826 
and are executable by the processor 823. The term "execut-
able" as employed herein means a program file that is in a 
form that can ultimately be run by the processor 823. 
Examples of executable programs may be, for example, a 
compiled program that can be translated into machine code in Referring next to FIG. 18, shown is a chart that plots an 
example of the magnitude of the peak value of the inrush 
current surge that flows into a load as a function of the dura-
tion of a voltage sag 506 (FIG. 14) in terms of line voltage 
cycles. As shown in FIG. 18, the peak value of the measured 
inrush current surge 809 is depicted for various values of 
voltage sag duration for a typical liquid crystal monitor load. 
The inrush current surge 809 has an upper envelope 813, 
depicting the worst case stresses that are possible, and a lower 
envelope 816 that shows significantly lower inrush current 
values that may be achieved when normal load operation is 
resumed coincident with a line zero voltage crossing. The 
upper envelope follows the upper peaks of the inrush current 
surge 809 and the lower envelope 816 follows the lower peaks 
of the inrush current surge 809. 
As can be seen, the peak value of the measured inrush 
current surge 809 potentially increases in time in proportion 
with the decay, for example, of the voltage experienced across 
a capacitor 803 (FIGS. 15-17) during a voltage sag 506. Even 
with the increase of the size of the peaks of the inrush current 
surge as the duration of the voltage sag 506 increases, there 
are still significant valleys and lower currents throughout the 
voltage sag duration. As such, it is desirable to ensure that the 
inrush current surge 809 falls at the bottom of a valley of the 
45 a format that can be loaded into a random access portion of the 
memory 826 and run by the processor 823 or source code that 
may be expressed in proper format such as object code that is 
capable of being loaded into a of random access portion of the 
memory 826 and executed by the processor 823, etc. An 
50 executable program may be stored in any portion or compo-
nent of the memory 826 including, for example, random 
access memory, read-only memory, a hard drive, compact 
disk (CD), floppy disk, or other memory components. 
The memory 826 is defined herein as both volatile and 
55 nonvolatile memory and data storage components. Volatile 
components are those that do not retain data values upon loss 
of power. Nonvolatile components are those that retain data 
upon a loss of power. Thus, the memory 826 may comprise, 
for example, random access memory (RAM), read-only 
60 memory (ROM), hard disk drives, floppy disks accessed via 
an associated floppy disk drive, compact discs accessed via a 
compact disc drive, magnetic tapes accessed via an appropri-
ate tape drive, and/or other memory components, or a com-
bination of any two or more of these memory components. In 
65 addition, the RAM may comprise, for example, static random 
access memory (SRAM), dynamic random access memory 
(DRAM), or magnetic random access memory (MRAM) and 
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other such devices. The ROM may comprise, for example, a 
programmable read-only memory (PROM), an erasable pro-
grammable read-only memory (EPROM), an electrically 
erasable programmable read-only memory (EEPROM), or 
other like memory device. 
In addition, the processor 823 may represent multiple pro-
cessors and the memory 826 may represent multiple memo-
ries that operate in parallel. In such a case, the local interface 
829 may be an appropriate network that facilitates commu-
nication between any two of the multiple processors, between 
any processor and any one of the memories, or between any 
two of the memories etc. The processor 823 may be of elec-
trical, optical, or molecular construction, or of some other 
construction as can be appreciated by those with ordinary 
skill in the art. 
24 
the relay 629 is turned on in box 846. However, it should be 
noted that the relay might be inconsistent in its response time, 
thereby resulting in variation in when it will actually close 
and couple the power voltage 500 to the load 633. Thus, the 
reduction of any inrush current may be adversely affected to 
some degree. 
However, assuming that the thyristor 626 is turned on in 
box 846, then the gate drive logic 831 proceeds to box 849 to 
determine whether the surge current has been avoided. This 
10 may be determined by allowing a certain period of time to 
pass within which it is known that any potential current surge 
is likely to be dissipated. 
Then, in box 853, the relay 629 is closed, thereby providing 
power to the load 633 through the relay 629. Once the relay is 
15 closed, thenin box 856 the thyristor 626 is turned off since the 
load 633 is now being supplied through the relay 629. There-
after the gate drive logic 831 ends as shown. 
Referring next to FIG. 20, shown is a flow chart that pro-
vides one example of the operation of the gate drive logic 831 
according to an embodiment of the present disclosure. Alter-
natively, the flow chart ofFIG. 20 may be viewed as depicting 
steps of an example of a method implemented by the proces-
sor circuit 820 to prevent an inrush current surge to the load 
633 (FIGS. 15-17) after a voltage sag 506 (FIG. 14). The 
functionality of the gate drive logic 831 as depicted by the 
example flow chart of FIG. 20 may be implemented, for 
example, in an object oriented design or in some other pro- 25 
gramming architecture. Assuming the functionality is imple-
mented in an object oriented design, then each block repre-
sents functionality that may be implemented in one or more 
methods that are encapsulated in one or more objects. The 
gate drive logic 831 may be implemented using any one of a 30 
number of programming languages as can be appreciated. 
While the gate drive logic 831, zero crossing detector 609, 
sag detector 603, and/or the impedance removal timing cir-
20 cuit 803 (FIG. 17) may be embodied in software or code 
executed by general purpose hardware as discussed above, as 
an alternative the same may also be embodied in dedicated 
hardware or a combination of software/general purpose hard-
ware and dedicated hardware. If embodied in dedicated hard-
ware, the gate drive logic 831, zero crossing detector 609, sag 
detector 603, and/or the impedance removal timing circuit 
803 (FIG. 17) can be implemented as a circuit or state 
machine that employs any one of or a combination of a 
number of technologies. These technologies may include, but 
are not limited to, discrete logic circuits having logic gates for 
implementing various logic functions upon an application of 
Beginning with box 833, the gate drive logic 831 deter-
mines whether a voltage sag 506 has been detected. This may 
be determined by examining the output of the sag detector 
613 (FIGS. 15-17) as described above. Assuming that a volt- 35 
age sag 506 has been detected, then in box 836 the relay 629 
(FIGS. 15-17) is opened thereby disrupting the flow of cur-
rent through the relay 629 to the load 633 (FIGS. 15-17). As 
such, any reduced current flowing to the load (due to the 
voltage sag 506) flows to the load 633 through the resistor Rs 40 
or does not flow at all as is the case, for example, with the 
current limiting circuit 700 (FIG. 15). Next, in box 839, the 
gate drive logic 831 determines whether the power voltage 
500 (FIG. 14) has returned to a nominal value. This may be 
determined based upon a signal 623 (FIGS. 15-17) received 45 
from the sag detector 613 that indicates that the voltage sag 
506 has ended. 
one or more data signals, application specific integrated cir-
cuits having appropriate logic gates, progranmiable gate 
arrays (PGA), field programmable gate arrays (FPGA), or 
other components, etc. Such technologies are generally well 
known by those skilled in the art and, consequently, are not 
described in detail herein. 
The flow chart of FIG. 20 shows the architecture, function-
ality, and operation of an example implementation of the gate 
drive logic 831. If embodied in software, each block may 
represent a module, segment, or portion of code that com-
prises program instructions to implement the specified logical 
function(s). The program instructions may be embodied in 
the form of source code that comprises human-readable state-
ments written in a programming language or machine code 
that comprises numerical instructions recognizable by a suit-
able execution system such as a processor in a computer 
system or other system. The machine code may be converted 
from the source code, etc. If embodied in hardware, each 
Assuming that such is the case, then the gate drive logic 
831 proceeds to box 843 in which it is determined whether to 
apply the power voltage 500 (FIG. 14) to the load 633. In this 
respect, the gate drive logic 831 waits for the optimal time to 
return the power voltage 500 to the load so as to minimize the 
potential inrush current to the load 633. This determination 
may be made by examining the output from either the zero 
crossing detector 609 or the impedance removal timing cir-
cuit 803 (FIG. 17) as described above. The zero crossing 
detector 609 or the impedance removal timing circuit 803 
provide a signal 619 or 806 that indicates when the thyristor 
626 should be turned on in order to provide current to the load 
633 as described above. 
Alternatively, the relay 629 may be turned on in box 846 
instead of a thyristor 626 where the actual closing of the relay 
629 may be timed so as to coincide with a zero crossing or 
other location on the power voltage cycle, for example, where 
the future zero crossing or other location on the power voltage 
cycle can be predicted given a known response time of the 
relay 629 itself. As such, the gate drive logic 831 would end if 
50 block may represent a circuit or a number of interconnected 
circuits to implement the specified logical function(s ). 
Although flow chart of FIG. 20 shows a specific order of 
execution, it is understood that the order of execution may 
differ from that which is depicted. For example, the order of 
55 execution of two or more blocks may be scrambled relative to 
the order shown. Also, two or more blocks shown in succes-
sion in FIG. 20 may be executed concurrently or with partial 
concurrence. In addition, any number of counters, state vari-
ables, warning semaphores, or messages might be added to 
60 the logical flow described herein, for purposes of enhanced 
utility, accounting, performance measurement, or providing 
troubleshooting aids, etc. It is understood that all such varia-
tions are within the scope of the present disclosure. 
Also, where the gate drive logic 831, zero crossing detector 
65 609, sag detector 603, and/or the impedance removal timing 
circuit 803 (FIG. 17) comprises software or code, each can be 
embodied in any computer-readable medium for use by or in 
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connection with an instruction execution system such as, for 
example, a processor in a computer system or other system. In 
this sense, the logic may comprise, for example, statements 
including instructions and declarations that can be fetched 
from the computer-readable medium and executed by the 
instruction execution system. In the context of the present 
disclosure, a "computer-readable medium" can be any 
medium that can contain, store, or maintain the gate drive 
logic 831, zero crossing detector 609, sag detector 603, and/or 
the impedance removal timing circuit 803 (FIG. 17) foruse by 10 
or in connection with the instruction execution system. The 
computer readable medium can comprise any one of many 
physical media such as, for example, electronic, magnetic, 
optical, electromagnetic, infrared, or semiconductor media. 15 
More specific examples of a suitable computer-readable 
medium would include, but are not limited to, magnetic tapes, 
magnetic floppy diskettes, magnetic hard drives, or compact 
discs. Also, the computer-readable medium may be a random 
access memory (RAM) including, for example, static random 20 
access memory (SRAM) and dynamic random access 
memory (DRAM), or magnetic random access memory 
(MRAM). In addition, the computer-readable medium may 
be a read-only memory (ROM), a programmable read-only 
memory (PROM), an erasable prograrnniable read-only 25 
memory (EPROM), an electrically erasable programmable 
read-only memory (EEPROM), or other type of memory 
device. 
It should be emphasized that the above-described embodi-
ments of the present disclosure are merely possible examples 30 
of implementations set forth for a clear understanding of the 
principles of the disclosure. Many variations and modifica-
tions may be made to the above-described embodiment(s) 
without departing substantially from the spirit and principles 
of the disclosure. All such modifications and variations are 35 
intended to be included herein within the scope of this dis-
closure and protected by the following claims. 
Therefore, the following is claimed: 
1. A combination voltage surge, overvoltage, and inrush 40 
current protection system, comprising: 
at least one first voltage clamping device configured to 
clamp a voltage of an input power voltage applied to an 
electrical load to a predetermined first voltage clamping 
level; 45 
at least one second voltage clamping device configured to 
clamp the voltage applied to the electrical load to a 
predetermined second voltage clamping level; 
a series inductance coupled between the first and second 
voltage clamping devices; 50 
a current surge detection circuit for detecting the occur-
rence of a voltage sag condition on the input power 
voltage; 
a voltage detection circuit for detecting the occurrence of 
an overvoltage condition; 55 
an impedance component coupled between the inductance 
and the electrical load; 
a selective actuatable switch coupled to the series induc-
tance for disconnecting power from the electrical load 
and for reconnecting power to the electrical load through 60 
the impedance component and via a direct coupling of 
the input power to the electrical load; and 
a switch control circuit that controls the operation of the 
switch, the switch control circuit responsive to detection 
of a voltage sag condition to connect the impedance 65 
between the input power voltage and the electrical load 
to limit the inrush current upon termination of the volt-
26 
age sag condition and responsive to an overvoltage con-
dition to disconnect the input power voltage from the 
electrical load. 
2. The system of claim 1, wherein the at least one first 
voltage clamping device comprises a metal-oxide varistor. 
3. The system of claim 1, wherein the at least one second 
voltage clamping device comprises a metal-oxide varistor. 
4. The system of claim 1, wherein the switch comprises a 
relay. 
5. The system of claim 1, wherein a clamping voltage of the 
at least one first voltage clamping device is at least twice as 
high as a clamping voltage of the at least one second voltage 
clamping device. 
6. The system of claim 1, wherein the switch further com-
prises: a first state in which the switch establishes the direct 
coupling of the input power voltage to the electrical load; and 
a second state in which the direct coupling is opened. 
7. The system of claim 6, wherein the impedance compo-
nent is coupled in parallel with the switch, and wherein the 
switch presents a path of least resistance that bypasses the 
impedance component when the switch is in the first state. 
8. The system of claim 6, where the switch further couples 
a shunt resistance across the electrical load in the second 
state. 
9. The system of claim 6, further comprising an impedance 
switching element configured to add the impedance compo-
nent to the electrical load, and wherein the switch control 
circuit further controls the operation of the impedance 
switching element. 
10. The system of claim 9, where the switch is in parallel 
with the impedance switching element, where the impedance 
is configured to minimize a voltage across the switch when 
added to the electrical load; and 
wherein the switch control circuit is configured to 
sequence a manipulation of the switch and the imped-
ance switching element in order to open the direct cou-
pling so as to minimize a potential for physical damage 
to the switch due to sparking. 
11. A method for providing a combination of voltage surge, 
overvoltage, and inrush current protection to an electrical 
load, comprising the steps of: 
applying an input power voltage to an electrical load; 
distributing a dissipation of an overvoltage experienced in 
the power voltage among a first parallel clamping device 
and a second parallel clamping device by separating the 
first and second parallel clamping devices with a series 
inductance; 
establishing a direct coupling of the input power voltage to 
the electrical load unless a magnitude and a duration of 
the overvoltage are greater than at least one predefined 
voltage-time threshold; 
disconnecting the direct coupling of the input power volt-
age to the electrical load in response to detection of an 
overvoltage condition greater than said at least one pre-
defined voltage-time threshold; and 
connecting the input power voltage to the electrical load 
through an impedance component to reduce a current 
inrush in response to detection of a voltage sag condi-
tion. 
12. The method of claim 11, where the at least one pre-
defined voltage-time threshold further comprises a plurality 
of predefined voltage-time thresholds, the method further 
comprising the steps of: 
storing the predefined voltage-time thresholds in a 
memory; monitoring the power voltage to identify the 
overvoltage; and timing a duration of the overvoltage. 
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13. The method of claim 11, wherein the step of establish-
ing the direct coupling of the input power voltage to the 
electrical load unless the magnitude and the duration of the 
overvoltage are greater than at least one predefined voltage-
time threshold further comprises the step of switching an 
isolation relay from a first state to a second state, where the 
relay couples the input power voltage directly to the electrical 
load in the first state, and the relay imposes a shunt resistance 
across the electrical load in the second state. 
14. The method of claim 13, further comprising the step of 10 
completely isolating the electrical load from the input power 
when the isolation relay is in the second state. 
15. The method of claim 13, where the electrical load is 
partially isolated from the input power when the isolation 15 
relay is in the second state, where the isolation relay is 
coupled in parallel to an impedance. 
16. The method of claim 11, wherein the impedance is a 
negative temperature coefficient (NTC) resistor. 
17. The method of claim 11, further comprising the step of 20 
connecting the input power voltage to the electrical load 
through the impedance comprises removing the impedance 
from the electrical load when the power voltage has reached 
28 
22. The system of claim 21, wherein the switch control 
circuit is operative to: 
(a) connect the impedance component between the input 
power voltage and the electrical load via the second 
switch for a predetermined time period corresponding to 
the occurrence of a current surge in response to detection 
of ending of a voltage sag condition; 
(b) connect the impedance component between the input 
power voltage and the electrical load via the second 
switch for a predetermined time period in response to 
detection of a moderate overvoltage condition that 
results in disconnection of the direct connection 
between the input power voltage and the electrical load 
via the first switch; and 
( c) disconnect the direct connection between the input 
power voltage and the electrical load via the first switch 
in response to detection of a moderate overvoltage con-
dition of a specified severity or in response to detection 
of a severe overvoltage condition. 
23. The system of claim 21, wherein the switch control 
circuit is further operative to (a) disconnect the direct con-
nection between the input power voltage and the electrical 
load via the first switch in response to detection of the begin-
ning of a voltage sag condition, and (b) reconnect the direct a predefined point in the power voltage cycle after the power 
voltage has returned to a nominal state. 
18. A system for conditioning an input power voltage 
applied to an electrical load, comprising: 
means for distributing a dissipation of an overvoltage expe-
rienced in the input power voltage among a first parallel 
clamping device and a second parallel clamping device; 
25 connection between the input power voltage and the electrical 
load via the first switch at an optimal point in the input power 
voltage for minimizing the occurrence of an inrush current. 
24. The system of claim 23, wherein the switch control 
circuit is further operative to disconnect the impedance com-
means for establishing a direct coupling of the input power 
voltage to the electrical load unless a magnitude and a 
duration of the overvoltage are greater than at least one 
predefined voltage-time threshold; and 
30 ponent between the input power voltage and the electrical 
load after the reconnection of the direct connection between 
the input power voltage and the electrical load via the first 
switch. 
means for connecting the input power voltage to the elec- 35 
trical load through an impedance to reduce a current 
inrush in response to detection of a voltage sag condi-
tion. 
19. The system of claim 18, wherein the impedance com-
prises a negative temperature coefficient (NTC) resistor. 
20. The system of claim 18, further comprising means for 
removing the impedance from the electrical load when the 
power voltage has reached a predefined point in the power 
voltage cycle after the power voltage has returned to a nomi-
nal state. 
21. A combination overvoltage and inrush current protec-
tion system for an electrical load, comprising: 
40 
45 
25. The system of claim 21, wherein the switch control 
circuit is further operative to: 
(a) connect the impedance component between the input 
power voltage and the electrical load via the second 
switch for a predetermined time period in response to 
detection of a power up condition; 
(b) make the direct connection between the input power 
voltage and the electrical load via the first switch after 
connection of the impedance component via the second 
switch; and 
( c) disconnect the impedance component between the 
input power voltage and the electrical load after making 
the direct connection between the input power voltage 
and the electrical load via the first switch. 
26. The system of claim 21, wherein the switch control 
circuit is further operative to disconnect the impedance com-
a first selectably actuatable switch employed to establish a 
direct connection from an input power voltage to the 
electrical load; 
a second selectively actuatable switch in parallel with the 
first switch for connecting an impedance component 
between the input power voltage and the electrical load; 
50 ponent between the input power voltage and the electrical 
load after disconnecting the direct connection between the 
input power voltage and the electrical load via the first switch 
in response to detection of a moderate overvoltage condition 
a voltage detection circuit for detecting the voltage of the 
input power voltage; 
a current surge detection circuit for detecting the occur-
rence of a voltage sag in the input power voltage that can 
result in a potentially damaging current surge; and 
55 
a switch control circuit responsive to the voltage detection 
circuit and the current surge detection circuit to control 60 
actuation of the first switch and the second switch so as 
to connect the impedance component between the input 
power voltage and the electrical load to limit inrush 
current in response to detection of a voltage sag condi-
tion and to disconnect the direct connection from the 65 
input power voltage to the electrical load in response to 
detection of an overvoltage condition. 
of a predetermined severity. 
27. The system of claim 21, further comprising voltage-
time curve memory for storing a plurality of voltage-time 
curves corresponding to a magnitude-duration threshold for 
an overvoltage in the input power voltage, and 
wherein the switch control circuit is operative to compare 
voltage values received from the voltage detection cir-
cuit over time to the voltage-time curves in the voltage-
time curve memory, and control actuation of the first 
switch and the second switch to provide protection for 
the electrical load and for other components in the sys-
tem. 
28. The system of claim 21, wherein the voltage-time curve 
memory stores a voltage-time curve corresponding to at least 
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one moderate overvoltage condition and to a severe overvolt-
age condition, and wherein the switch control circuit provides 
a corresponding actuation sequence for each of the stored 
voltage-time curves. 
29. The system of claim 21, further comprising: 
at least one first voltage clamping device configured to 
clamp a voltage of an input power applied to the electri-
cal load to a predetermined first voltage clamping level; 
at least one second voltage clamping device configured to 
clamp the voltage applied to the electrical load to a 10 
predetermined second voltage clamping level; and 
a series inductance separating the first and second voltage 
clamping devices. 
30. The system of claim 29, wherein the at least one first 15 
voltage clamping device comprises a metal-oxide varistor. 
31. The system of claim 29, wherein the at least one second 
voltage clamping device comprises a metal-oxide varistor. 
30 
disconnecting the direct connection of the input power 
voltage to the electrical load in response to detection that 
a magnitude and a duration of the overvoltage are greater 
than at least one predefined voltage-time threshold. 
40. The method of claim 39, where the at least one pre-
defined voltage-time threshold further comprises a plurality 
of predefined voltage-time thresholds, the method further 
comprising the steps of: 
storing the predefined voltage-time thresholds in a 
memory; monitoring the power voltage to identify the 
overvoltage; and timing a duration of the overvoltage to 
determine that a magnitude and duration of an overvolt-
age are greater than one of the plurality of stored pre-
defined voltage-time thresholds. 
41. The method of claim 39, wherein the step of discon-
necting the direct connection of the input power voltage to the 
electrical load in response to detection that the magnitude and 
the duration of the overvoltage are greater than at least one 32. The system of claim 29, wherein a clamping voltage of 
the at least one first voltage clamping device is at least twice 
as high as a clamping voltage of the at least one second 
voltage clamping device. 
33. The system of claim 21, wherein the first and second 
selectively actuatable switches comprise relays. 
20 predefined voltage-time threshold further comprises the step 
of switching an isolation relay from a first state to a second 
state, where the relay couples the input power voltage directly 
to the electrical load in the first state, and the relay imposes a 
34. The system of claim 21, where the first switch couples 25 
a shunt resistance across the electrical load when in a state 
disconnected from the input power voltage. 
shunt resistance across the electrical load in the second state. 
42. The method of claim 41, further comprising the step of 
completely isolating the electrical load from the input power 
voltage when the isolation relay is in the second state. 
35. The system of claim 21, wherein the impedance com-
ponent is configured to minimize a voltage across the first 
switch when added to the electrical load; and 
wherein the switch control circuit is configured to 
sequence a manipulation of the first switch and the sec-
ond switch in order to open the direct coupling so as to 
minimize a potential for physical damage to the first 
switch due to sparking. 
43. The method of claim 41, where the electrical load is 
partially isolated from the input power voltage when the 
30 isolation relay is in the second state, wherein the isolation 
relay is coupled in parallel to the impedance. 
36. The system of claim 21, wherein the switch control 
circuit is further operative to connect the impedance compo-
nent between the input power voltage and the electrical load 
44. The method of claim 38, further comprising the step of 
removing the impedance from the electrical load when the 
35 input power voltage has reached a predefined point in the 
power voltage cycle after the power voltage has returned to a 
nominal state after detecting a voltage sag condition. 
to limit inrush current in response to detection of a power up 
condition occurring in the input power voltage. 
37. The system of claim 21, wherein the impedance com-
ponent comprises a negative temperature coefficient (NTC) 
resistor. 
40 
38. A method for providing a combination of overvoltage 
protection and inrush current protection to an electrical load, 45 
comprising the steps of: 
providing a disconnectable direct connection from an input 
power voltage to the electrical load; 
detecting the voltage of an input power voltage; 
detecting the occurrence of a voltage sag condition in the 50 
input power voltage that can result in a potentially dam-
aging current surge; 
in response to detecting of a voltage sag condition on the 
input power voltage, connecting an impedance between 
the input power voltage and the electrical load to limit 55 
inrush current upon termination of the voltage sag con-
dition; and 
in response to detection of an overvoltage condition, dis-
connecting the direct connection of the input power 
voltage to the electrical load. 
39. The method of claim 38, further comprising the steps 
of: 
60 
distributing a dissipation of an overvoltage experienced in 
the input power voltage among a first parallel clamping 
device and a second parallel clamping device by sepa- 65 
rating the first and second parallel clamping devices with 
a series inductance; and 
45. The method of claim 38, further comprising the steps 
of: 
connecting the impedance between the input power voltage 
and the electrical load for a predetermined time period 
corresponding to the occurrence of a current surge in 
response to detection of ending of a voltage sag condi-
tion; 
connecting the impedance component between the input 
power voltage and the electrical load for a predeter-
mined time period in response to detection of a moderate 
overvoltage condition that results in disconnection of the 
direct connection between the input power voltage and 
the electrical load via the first switch; and 
disconnecting the direct connection between the input 
power voltage and the electrical load in response to 
detection of a moderate overvoltage condition of a speci-
fied severity or in response to detection of a severe 
overvoltage condition. 
46. The method of claim 38, further comprising the steps 
of: 
disconnecting the direct connection between the input 
power voltage and the electrical load in response to 
detection of the beginning of a voltage sag condition, 
and 
reconnecting the direct connection between the input 
power voltage and the electrical load at an optimal point 
in the input power voltage for minimizing the occur-
rence of an inrush current. 
47. The method of claim 46, further comprising the step of 
disconnecting the impedance between the input power volt-
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age and the electrical load after the reconnection of the direct 
connection between the input power voltage and the electrical 
load. 
48. The method of claim 38, further comprising the steps 
of: 
connecting the impedance component between the input 
power voltage and the electrical load for a predeter-
mined time period in response to detection of a power up 
condition; 
making a direct connection between the input power volt- 10 
age and the electrical load after connection of the imped-
ance component; and 
disconnecting the impedance between the input power 
voltage and the electrical load after making the direct 
connection between the input power voltage and the 15 
electrical load. 
49. The method of claim 38, further comprising the step of 
disconnecting the impedance component between the input 
power voltage and the electrical load after disconnecting the 
direct connection between the input power voltage and the 20 
electrical load in response to detection of a moderate over-
voltage condition of a predetermined severity. 
50. The method of claim 38, wherein the impedance com-
ponent comprises a negative temperature coefficient (NTC) 
resistor. 25 
51. The system of claim 1, wherein the impedance compo-
nent comprises a negative temperature coefficient (NTC) 
resistor. 
* * * * * 
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